Hardware verification languages - PDFSEARCH.IO - Document Search Engine

Hardware verification languages
Results: 197

#	Item
101	UNITED STATES SECURITIES AND EXCHANGE COMMISSION Washington, D.C[removed]FORM 10-K (Mark One) È ANNUAL REPORT PURSUANT TO SECTION 13 OR 15(d) OF THE SECURITIES EXCHANGE ACT OF 1934 Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2015-02-24 17:15:58 Hillsboro Oregon Synopsys Mentor Graphics Cadence Design Systems Magma Design Automation SystemVerilog Signoff Research In Motion Regulation S-K Electronic engineering Electronic design automation Hardware verification languages
102	Microsoft Word[removed]3_10-K as printed 2005.doc Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2015-02-24 17:15:57 Integrated circuits Hardware verification languages Synopsys Integrated circuit design Signoff Physical design OpenVera Design rule checking SystemVerilog Electronic engineering Electronic design automation Electronic design
103	Microsoft Word - Green-eClimateVerification_Timeline&Deadlines_RY2013 Add to Reading List Source URL: www.green-e.org Language: English - Date: 2014-02-14 13:51:55 E Hardware verification languages Systems engineering Verification
104	EPEAT, Inc. 227 SW Pine Street, Suite 220 • Portland, OR 97204 • V: ([removed] • F: ([removed] • www.epeat.net VERIFICATION PLAN – ROUND[removed]January 2012 Product Verification Committee Add to Reading List Source URL: www.epeat.net Language: English - Date: 2013-10-25 11:26:19 Pharmaceutical industry Validity Electronic Product Environmental Assessment Tool Verification and validation Verification Systems science E Science Technology Systems engineering Hardware verification languages Environmental design
105	EPEAT, Inc. 227 SW Pine Street, Suite 220 • Portland, OR 97204 • V: ([removed] • F: ([removed] • www.epeat.net VERIFICATION PLAN: PERSONAL COMPUTERS AND DISPLAYS – ROUND PC[removed]April 2013 Add to Reading List Source URL: www.epeat.net Language: English - Date: 2013-10-25 11:26:33 Electronic Product Environmental Assessment Tool Verification E Systems science Systems theory Systems engineering Environmental design Hardware verification languages
106	RUNNING VERIFICATION SOFTWARE Jeff McQueen & Perry Shafran Updated[removed]Introduction Add to Reading List Source URL: www.emc.ncep.noaa.gov Language: English - Date: 2008-03-12 06:44:15 E Hardware verification languages Charts Plot
107	SystemVerilog 3.1a Language Reference Manual Add to Reading List Source URL: www.eda.org Language: English - Date: 2004-05-13 18:43:42 Hardware description languages SystemVerilog Accellera Verilog Phil Moorby E Parallel Random Access Machine Electronic engineering Electronic design automation Hardware verification languages
108	WILLEMS LAYOUT[removed]:43 AM Add to Reading List Source URL: www.synopsys.com Language: English Logic design Hardware description languages Hardware verification languages Post-silicon validation Prototype FPGA prototype Field-programmable gate array System on a chip Transaction-level modeling Electronic engineering Electronic design automation Electronic design
109	White Paper Benefits of Using ESP in Memory Designs May 2010 Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2015-02-04 07:15:42 Hardware description languages Logic design Logic simulation VHDL Standard cell Functional verification SPICE Verilog Simulation Electronic engineering Electronic design automation Digital electronics
110	White Paper Hierarchal Testbench Configuration Using uvm_config_db June 2014 Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2014-11-07 12:39:15 E University of Vermont Universal Verification Methodology Chittenden County Vermont Hardware verification languages Vermont

UPDATE